

## HA457EVAL1 Evaluation Board User's Manual

Application Note

November 1999

AN9865

## Description

The HA457EVAL1 evaluation platform provides a quick and easy method for evaluating the HA457 ( $A_V = 2$ ) 8 x 8 video crosspoint switch in the 44 lead MQFP package. The HA457CN is included with the evaluation board.

The evaluation platform includes the populated PCB, a floppy disk containing software for programming the HA457 state from a PC, and product data sheets.

Operation and channel selection is easily accomplished by using a PC and parallel printer cable along with the included software. Alternatively, manual control is possible using the optional HA456/7EVAL3 board which contains the necessary switches to drive the control and data inputs, and connects directly to the HA457EVAL1 36 pin connector.

To evaluate the HA456 ( $A_V = 1$ ) 8 x 8 video crosspoint switch, please refer to the HA456EVAL1 documentation.

## **Ordering Information**


PART NUMBER	DESCRIPTION	PACKAGE SUPPORTED
HA457EVAL1	Evaluation Platform for 8 x 8 Crosspoint Switch	44 Ld MQFP

## **Features**


- Emulates a Complete 8 x 8 Video Switcher
- · Simple and Easy to Use
- PC Controlled (Software Included) Channel Selection
- Optional Adaptor (HA456/7EVAL3) Allows Simple Manual Control of Channel Selection (No PC Required)
- Configurable for Buffered (HFA1412) or Unbuffered Outputs
- Configured for  $75\Omega$  Environments

## **Applications**

- · Video Switchers and Routers
- · Security Systems
- Video Conferencing



## Functional Block Diagram



## Functional Description

## **Block Diagram**

The Functional Block Diagram illustrates the major components of the evaluation board. The centerpiece of the board is the HA457,  $A_V = 2$ , 8 x 8 video crosspoint IC which is comprised of 8 low capacitance input buffers (thus requiring no external input buffer ICs), a 64 element switch matrix, and gain of two output buffers. The 36 pin connector interfaces the board with a PC through a standard "Centronics compatible" printer cable. Through this connector the PC controls the programming control, address, and data lines (see Appendix A for the connector pinout). The evaluation board may be evaluated using the parallel or serial interface mode, and edge or level LATCH control.

#### Performance

The HA457 delivers 50MHz bandwidth with 0.05% differential gain and 0.5Deg. differential phase when driving a standard  $1V_{P-P}$  video signal into a single video load. Performance improves to 125MHz bandwidth with 0.03% differential gain and 0.1 degree differential phase when the HA457 is used in conjunction with the HFA1412.

## Platform Description

The HA457EVAL1 is a four layer board comprised of two signal layers, a power layer, and a GND layer (see Figures 4-7). The board can accommodate BNC or SMA connectors on the 8 inputs and 8 outputs. Provisions are made for shunt terminations on the inputs and series terminations at the outputs. Input and output signal traces are guarded to minimize adjacent channel crosstalk.

For easy programming of the HA457 switch state, the platform includes a 36 pin "Centronics" type connector which connects to a PC's parallel port via a printer cable (not included). The included software allows the PC to interface with the HA457 via serial or parallel programming schemes.

The platform includes test points to monitor the output states (at the connector) and the digital control line states. Series  $1k\Omega$  resistors isolate the control line test points from the Centronics connector, to prevent inadvertent short circuits from damaging the PC's parallel port drivers.

Two position jumpers allow the user to select a serial or parallel programming interface ( $S/\overline{P}$ ), select edge or level LATCH control ( $E/\overline{L}$ ), and to enable or disable CE.

The platform includes test pins (essentially a high frequency socket) for separate output buffer ICs to facilitate experimentation with quad op amps and programmable buffers. For example, use two HFA1412 quad programmable gain ( $\pm 1$ , +2) buffers which are ideally suited for driving video cables and other low impedance loads with excellent video performance. Note that the HFA1412s should be configured for a gain of 1, thereby keeping the overall gain on the eval board at unity if each output is terminated with a shunt 75 $\Omega$  resistor.

Power connection is via three banana plugs, one each for V+, V-, and GND.

### **Default Configuration**

The evaluation board, as ordered, is configured (see Figures 8-9 for the schematic) with an HA457 crosspoint driving the output connector through a  $75\Omega$  series termination resistor.

Input and output connectors are BNC type, with all 8 inputs terminated by shunt  $75\Omega$  resistors.

Programming jumpers are set for Parallel programming interface (S/ $\overline{P}$  (JMP2) = GND), Level mode LATCH signal (E/ $\overline{L}$  (JMP1) = GND), and CE input jumpered high (JMP3 = 5V, i.e., chip enable controlled by the state of  $\overline{CE}$ ).

## **Optional Configurations**

The HA457 evaluation board features the flexibility to allow the user to change the evaluation configuration. Some of the more popular changes are discussed below.

Drive output connectors from unity gain configured HFA1412 buffers (included in small black sample box) rather than from HA457. The Quads install in the socket pins for easy replacement while maintaining excellent high frequency performance. Remove the HA457 series output resistors ( $R_{21}$ ,  $R_{24}$ , etc.) to isolate the connector.

Use unity gain HFA1405 op amps (included with gain setting resistors in small, black sample box) to drive the output connectors. Use the  $464\Omega$  resistors from the sample box for the  $R_F$  ( $R_{36},\,R_{37},\,$  etc.) and the  $649\Omega$  resistors for the HFA1405 series input resistor, +R\_S ( $R_{20},\,R_{23},\,$  etc.), of each amplifier. Note that  $0\Omega$  resistors occupy the +R\_S positions in the default configuration. Remove the HA457 series output resistors ( $R_{21},\,R_{24},\,$  etc.) to isolate the connector and install HFA1405s in the socket pins.

Serial mode digital interface - Connect the  $S/\overline{P}$  jumper (JMP2) to V+.

Edge mode LATCH signal - Connect the  $E/\overline{L}$  jumper (JMP1) to V+.

Replace BNC connectors with SMA connectors - The eval board accepts PC mount SMA straight jack type connectors (e.g., Johnson Components part #142-0701-211). Simply unsolder the BNC connectors, and solder the SMA connectors in the appropriate holes.

#### Power Supplies and Ground

The HA457EVAL1 operates on  $\pm 5V$  supplies which must be capable of supplying at least 250mA. Connect the red banana plug to +5V, the black plug to -5V, and the green plug to GND. The evaluation board contains only one connection for each power supply polarity, so the measured I<sub>CC</sub> includes contributions from the two HFA1412s when they are installed in their sockets. A solid GND plane is a must for maximum AC performance and to minimize crosstalk. The HA457EVAL1 devotes a whole layer to the task. Note that each input and output line is surrounded by AC GNDs to minimize coupling.

## PC Controlled Operation

The evaluation platform includes Windows based (Windows 3.1 or newer) software for controlling channel selection and state. The software provides control over the WR, LATCH,  $\overline{\text{CE}}$ , A2:0, and D3:0 control lines, and allows operation in

either serial or parallel programming modes. Simply connect a "Centronix compatible" printer cable between the PC's parallel port and the eval board connector, fire up the software, and follow the on-screen instructions.

## Manual Operation (using HA456/7EVAL3 Adaptor)

If a PC isn't available, or if the user likes to get his hands dirty, the HA457 evaluation board can be manually controlled using the optional HA456/7EVAL3 daughter card. This card plugs into the HA457EVAL1 36 pin connector, and contains switches to drive the control, data, and address lines. For more information please see the HA456/7EVAL3 user's manual.

## **Getting Started**

## Required Materials List

To ensure that everything on the board is configured properly and is functional, it is suggested that the following test be performed. The board test requires:

- 1. HA457EVAL1 Evaluation Board,
- 2. Power supplies for ±5V capable of delivering 250mA,
- 3. Personal computer with a parallel port,
- 4. "Centronics compatible" printer cable,
- 5. Two 75 $\Omega$  BNC cables,
- 6. A network analyzer (or measurement tool of choice).

## Set Up Instructions (Refer to Figure 1)

Ensure that the jumpers are set for parallel mode interface (S/ $\overline{P}$  (JMP2) = GND), Level mode LATCH signal (E/ $\overline{L}$  (JMP1) = GND), and CE active (JMP3 = V+). Connect the printer cable between the PC and the eval board. Connecting the cable after applying power to the HA457 may cause glitches which can write erroneous data into the HA457 control registers. Attach  $\pm 5$ V power supplies to the evaluation board, +5V to the red banana plug, -5V to the black plug, GND to the green plug, and power them on. Note that at power up, the state of the HA457, with parallel mode selected, is input 0 connected to all outputs, but with all outputs disabled. I<sub>CC</sub> should read about 45mA with the HA457 outputs disabled.

Connect a 75 $\Omega$  BNC cable from the network analyzer source (RF Out) to the IN0 connector on the eval board. Set the source level so the network analyzer delivers  $1V_{P-P}$  into the 75 $\Omega$  input termination. Connect another similar cable from the OUT0 connector to the network analyzer receiver (A or B).

Execute file EVAL457.exe from the floppy enclosed with the eval board. Type "1", then "Enter" to select the parallel interface with level mode LATCH signal.

Enable all outputs by typing "14" followed by "Enter". The signal at INO now connects to all outputs. Supply current should increase to >65mA (current fluctuates due to network analyzer sweep), and a unity gain transfer response should appear on the network analyzer.




FIGURE 1. HA457EVAL1 EVALUATION SYSTEM SETUP BLOCK DIAGRAM

The network analyzer should display a response similar to that shown in Figure 2. If it does, move the cable from output connector to output connector to verify that all eight outputs are enabled and functional.




FIGURE 2. HA457EVAL1 FREQUENCY RESPONSE

## Parallel Mode Evaluation

#### Parallel Mode Introduction

In the parallel programming mode, the Master Register functions as eight 4-bit, parallel load, output control registers which are accessed individually. The data in an output register defines which input is currently associated with that output. The state of any output is defined by writing a 7-bit word to the HA457. Bits A2:0 select the appropriate output register (if required), while bits D3:0 define the action for the selected output. Outputs may be individually or collectively enabled or disabled, or an output may be connected to any input (codes 0-7), or to GND (code 8). If the action is a channel switch (codes 0-8), the input code (bits D3:0) loads into the Master Register on the rising edge of WR (assuming CE and  $\overline{CE}$  are both active). If the action is anything else, D3:0 are immediately decoded (i.e., not loaded into the Master Register) and the action occurs on the rising edge of WR. Realize that this means that non-channel switch operations occur asynchronously with regard to the LATCH input; they are controlled solely by WR. Conversely, a channel switch may be accomplished asynchronously, or synchronously. For asynchronous switches, strap the EDGE/LEVEL and LATCH pins low. With this setup, ALL HA457 actions occur on the WR rising edge. Synchronous

operation is selected by driving the LATCH input from some control logic, and strapping the EDGE/LEVEL pin high for channel switching on the LATCH rising edge, or strapping it low for switching whenever the LATCH level is low.

#### Set Up Instructions

Follow the procedure outlined under "Getting Started". If the board was previously powered up, power it off then on to ensure a known starting state.

## **Basic Operation**

At power up in parallel mode, the outputs are disabled, and the eight 4-bit output registers are loaded with zeros (i.e., all outputs are associated with INO). Each output remains disabled until it is enabled individually (code 12) or collectively (code 14). Once enabled, an output immediately passes the signal present at the input defined by the output register contents (INO at power up), so it is possible to define the input to output connections before enabling the outputs.

## Using the Software - Level Mode

Ensure that the eval board  $E/\overline{L}$  jumper (JMP1) is connected to GND. Execute file EVAL457.exe from the floppy enclosed with the eval board. Note that the program can be exited from most screens by typing "E" followed by "Enter", however, the evaluation board should be powered off and back on to ensure a known starting state whenever the software is restarted.

Type "1", then "Enter" to select the parallel interface with the level sensitive LATCH signal. Note that the purple text at the top of the screen indicates that the LATCH signal is low, thus asynchronous channel switching is the default operation. For synchronous, level mode operation, type "16" followed by "Enter" to switch the LATCH signal high (no audible confirmation of the action is given, but yellow text indicating a LATCH high state replaces the purple text). Channel switching will now occur only after the user drives the LATCH signal low by typing "16" again (after which the purple text at the top of the screen indicates that LATCH is in the low state). Each subsequent entry of code 16 toggles the LATCH state.

The program now prompts for an action control code (codes 11-16), or an input channel to associate with an output channel. If this input requires specification of an output channel (codes 0-8, 11, 12), the program prompts for it. After each complete command (independent control code, or input/control code and output combination), the program generates a WR pulse, along with a visible and audible indicator. Note: The program interprets alpha characters (other than "E") and most nonnumeric characters as a zero, and treats them accordingly, but it rejects invalid numeric entries. The "Last action executed:" display confirms how the last entries were interpreted.

After setting up the desired channel switch, toggle LATCH low (code 16) to accomplish the switch. Remember: enable

and disable actions occur on the WR rising edge, without regard for the LATCH state. Alternatively, control code 15 generates a software LATCH pulse, on the rising edge of WR, which acts just like a hardware LATCH pulse.

## Using the Software - Edge Mode

Switch the eval board E/L jumper (JMP1) to V+. Execute file EVAL457.exe from the floppy enclosed with the eval board. Note that the program can be exited from most screens by typing "E" followed by "Enter", however, the evaluation board should be powered off and back on to ensure a known starting state whenever the software is restarted.

Type "2", then "Enter" to select the parallel interface with the rising edge sensitive LATCH signal. The purple text at the top of the screen confirms that the LATCH signal is high. Use control code 16 to generate a LATCH pulse (HI to LO to HI transition) at any time a control code is requested.

The program now prompts for an action control code (codes 11-16), or an input channel to associate with an output channel. If this input requires specification of an output channel (codes 0-8, 11, 12), the program prompts for it. After each complete command (independent control code, or input/control code and output combination), the program generates a WR pulse, along with a visible and audible indicator. Note: The program interprets alpha characters (other than "E") and most nonnumeric characters as a zero, and treats them accordingly, but it rejects invalid numeric entries. The "Last action executed:" display confirms how the last entries were interpreted.

After setting up the desired channel switch, pulse LATCH low (code 16) to accomplish the switch. Remember: enable and disable actions occur on the WR rising edge, without regard for the LATCH state. Alternatively, control code 15 generates a software LATCH pulse, on the rising edge of WR, which acts just like a hardware LATCH pulse. Note that the software LATCH command is a NOP if the LATCH input is low when the command is written.

For a more thorough understanding of the LATCH input functionality use the level mode section of the software (type "1" after starting the program) with the HA457 strapped for edge mode operation. This allows the user to set the LATCH signal state, and explore the actions that occur on each transition of WR or LATCH.

#### Parallel Mode Exercise

Follow the "Set Up Instructions" in the "Getting Started" section, execute file EVAL457.exe, and power up the evaluation board. Type "1" and "Enter" to select the parallel/level mode evaluation segment. Toggle LATCH high (code 16). Set up a channel switch for IN0 to outputs 0, 3, 6; IN 1 to outputs 1-2; IN2 to outputs 4-5, and ground OUT7 (type "1", "Enter", "1", "Enter", "2", "Enter", "2", "Enter", "4", "Enter", "2", "Enter", "5", "Enter", "8", "Enter", "7", "Enter"). Enable all outputs (code 14). Note that all of

the HA457 outputs still connect to IN0 (default power up state). Toggle LATCH low (code 16). The HA457 outputs now assume the programmed switch state. Disable all outputs (code 13) and reenable all outputs (code 14) - the input-to-output connections are retained. Program IN3 to OUT7 ("3", "Enter", "7", "Enter") and note that the channel switch occurs immediately after the WR pulse due to LATCH being low. Toggle LATCH high (code 16). Program IN3 to OUT 5 ("3", "Enter", "5", "Enter") while monitoring OUT5. Generate a software LATCH pulse ("15", "Enter") while noting that OUT5 then connects to IN3.

Change the  $E/\overline{L}$  jumper (JMP1) to connect to V+ (edge mode). Toggle LATCH low (code 16). Program IN3 to OUT6 ("3", "Enter", "6", "Enter"), and generate a software LATCH pulse (code 15). No channel switch occurs because the software LATCH command is a NOP if the LATCH input is low. Toggle LATCH high (code 16), and the switch occurs due to the LATCH rising edge.

#### Serial Mode Evaluation

#### Serial Mode Introduction

In the serial programming mode, the Master Register (essentially eight 4-bit output control registers) operates as a 32-bit shift register with D0/SER IN as the input, and WR (gated by CE and  $\overline{\text{CE}}$ ) as the clock. The HA457 state is defined by shifting in a 32-bit word, starting with bit D3 of OUT0 and ending with bit D0 of OUT7. Outputs may be individually enabled or disabled (there is no command for collectively enabling or disabling in serial mode), or an output may be connected to any input, or to GND. After data is shifted into the 32-bit Master Register, it transfers to the Slave Register on the rising edge of the LATCH line (Edge mode), or when LATCH = 0 (Level mode, see HA457 data sheet Figure 10). For ease of use, the evaluation software supports only edge mode operation with the serial interface.

## Set Up Instructions

Follow the procedure outlined under "Getting Started", except set the jumpers for serial mode interface ( $S/\overline{P}$  JMP2 = V+), Edge mode LATCH signal ( $E/\overline{L}$  JMP1 = V+), and CE active (JMP3 = V+). If the board was previously powered up, power it off then on to ensure a known starting state.

#### **Basic Operation**

At power up in serial mode, the outputs are disabled, and the eight 4-bit output registers are loaded with zeros. Each output remains disabled until control code 9 is written to its control register. When enabled in serial mode, an output is automatically connected to GND, and any prior association with an input is lost. Thus it is fruitless to program the input to output connections without first enabling the desired outputs. Once enabled, an output can be connected to GND (code 8), or to any input channel (codes 0-7), or it can be disabled (code 10).

#### Using the Software

Execute file EVAL457.exe from the floppy enclosed with the eval board. Note that the program can be exited from most screens by typing "E" followed by "Enter", however, the evaluation board must be powered off and back on to re-synchronize the HA457 state with the software start-up state whenever the software is restarted. Likewise, removing power from the eval board requires exiting from and restarting the control program to reset the "Display Screen" registers.

Type "3", then "Enter" to select the serial interface. The software now accepts input channels or control codes to associate with each output starting with OUT0. The line below the prompt indicates the output register being programmed. After typing a code, and hitting "Enter", the program generates the four WR pulses (along with audible and visible indicators that this action occurred) to shift the data into the Master Register, and displays the selection below the "Last action executed:" label. Note: The program interprets alpha characters (other than "D" and "E") and most nonnumeric characters as a zero, and treats them accordingly, but it rejects invalid numeric entries. The "Last action executed:" display confirms how the last character was interpreted.

Additionally, typing a "D" followed by "Enter", at any time, displays the program's shadow registers, which reflect the HA457 Master Register's state. The "Display Screen" indicates the input or control code stored in each output's section of the Master Register, and indicates whether each output is currently disabled or enabled. Pressing "Enter" returns the user to the control screen.

The program keeps the LATCH input normally high so data shifted into the Master Register has no effect until LATCH makes a low-to-high transition (definition of edge mode). The program automatically generates this LATCH pulse (and gives audible and visible indicators) after the user has written all eight output registers, or the user can generate a LATCH pulse, at any time, using control code 16. Warning: If the user generates a LATCH pulse before sequentially writing to all eight output registers, the data won't be written to the channels indicated by the software prompts. Remember, the Master Register is just a serial shift register. Assume that after loading it with 32 bits, the user loads one more output register (shifts in four more bits) and forces a manual LATCH pulse. The software indicates it just loaded data for OUT0, but in reality the user loaded data for OUT7, as the last four bits shifted into the Master Register always correspond to OUT7. Likewise, all the states of the other outputs have also changed, because the Master register data shifted one output channel to the right (i.e., OUT0 now assumes the state that OUT1 had before the state change). Nevertheless, typing "D" correctly displays the current state of the Master Register and the enable/disable state of each output.

After each LATCH pulse (auto or manual), the program assumes that the next written data corresponds to OUT0 (i.e., 32 continuous bits will be shifted in), and it prompts the user accordingly.

#### Serial Mode Exercise

Follow the serial mode "Set Up" instructions, execute file EVAL457.exe, and power up the evaluation board. Type "3" and "Enter" to select the serial mode evaluation segment. Type "9", "Enter", "0", "Enter", "9", "Enter", "0", "Enter", "9", "Enter", "0", "Enter", "9", "Enter". Type "D", "Enter" to view the display screen, which mimics the HA457 Master Register. Note that the screen indicates that all outputs are disabled, and that data has been shifted into the first seven places (which correspond to OUT7 - OUT1) of the Master Register. Hit "Enter" to return to the control screen. Type "9", "Enter", to program the last output register, and note that the program generates a LATCH pulse. View the display screen again, and note that outputs 0, 2, 4, 6, and 7 are enabled, but disconnected from all the inputs, and that the Master Register contains the appropriate data. If desired, verify that the HA457 is in the proper state by measuring the resistance to GND from each of the output connectors. Disabled channels should measure approximately  $2.2k\Omega$ , while enabled channels measure approximately 100 $\Omega$ . Return to the control screen and type "10" and "Enter". View the display screen and note that the Master Register contents have shifted down by one channel, with channel 7 containing the last code input (10). Return to the control screen and type "16", "Enter" to generate a LATCH pulse. View the display screen which shows that outputs 0 - 6 are all enabled, while OUT 7 is now disabled. Note that outputs 0, 2, and 4 connect to INO, as required by the data in the Master Register.

## Measurements

Many of the HA457 performance parameters can be evaluated using the evaluation platform. Measurement of two of the most critical parameters is discussed below.

#### -3dB Bandwidth

Figure 2 illustrates the HA457EVAL1 frequency response. Follow the procedure outlined under "Getting Started" to set up the measurement. To load all HA457 outputs with 150 $\Omega$  loads, connect 75 $\Omega$  terminators to the remaining outputs.

### Crosstalk

Crosstalk is normally specified for the all input and output hostile condition. This is a difficult test to set up on a general purpose evaluation board, because all the video inputs must be connected together, and all but one of the input terminations must be removed. A simpler test is the one input hostile, all output hostile case. Figure 3 illustrates the one input hostile crosstalk of the HA457/HFA1412 combination, and the HA457 itself.

To set up the measurement, follow the procedure outlined under "Getting Started". After enabling all the outputs, use the program to connect IN1 to OUT2. IN1 sits at GND due to its input termination, so OUT2 is the quiescent channel where the crosstalk is measured. Connect the network analyzer source cable to IN0, and the analyzer receiver cable to OUT2. Having the quiescent input adjacent to the hostile input provides some input crosstalk, while IN0 connecting to all the other outputs ensures the all hostile output condition. Terminate all the hostile outputs with 75 $\Omega$  for the worst case load condition.

For the combination case, the HFA1412 crosstalk dominates the total crosstalk at low frequencies. This is consistent with the HFA1412 performance documented in Figure 21 of its data sheet. At higher frequencies the HA457 crosstalk dominates. For this test, the  $R_L$  on all the HFA1412 outputs is  $150\Omega$ .

For the HA457 alone, one of the inputs adjacent to the quiescent channel is hostile, all outs are hostile, and  $R_L = 150\Omega$  on all crosspoint outputs.




FIGURE 3. HA457EVAL1 CROSSTALK RESPONSE

# Application Note 9865

# Appendix A. Connector Pin Descriptions

PIN NO.	PIN NAME	PIN DESCRIPTION	
1	WR	WRITE Input. In serial mode, data shifts into the shift register (Master Register) LSB from SER IN on the WR rising edge. In parallel mode, the Master Register loads with D3:0 (iff D3:0=0000 through 1000), or the appropriate action is taken (iff D3:0=1011 through 1111), on the WR rising edge (see Table 1 in the HA457 data sheet).	
2	D0/SER IN	Parallel Data Bit input D0 for parallel programming mode. Serial Data Input (input to shift register) for serial programming mode.	
3	D1/SER OUT	Parallel Data Bit input D1 for parallel programming mode. Serial Data Output (MSB of shift register) for cascading multiple HA457s in serial programming mode. Simply connect Serial Data Out of one HA457 to Serial Data In of another HA457 to daisy chain multiple devices.	
4,5	D2, D3	Parallel Data Bit Input D2 and D3 when SER/PAR = 0. D2 and D3 are unused with serial programming.	
6, 7, 8	A0, A1, A2	Output Channel Address Bits. These inputs select the output being programmed in parallel programming mode.	
14	LATCH	Synchronous channel switch control input. If EDGE/\overline{LEVEL} = 1, data is loaded from the Master Register to the Slave Register on the rising edge of LATCH. If EDGE/\overline{LEVEL} = 0, data is loaded from the Master to the Slave Register while LATCH = 0. In parallel mode, commands 1011 through 1110 execute asynchronously, on the WR rising edge, regardless of the state of LATCH or EDGE/\overline{LEVEL}. Parallel mode command 1111 executes a software "LATCH" (see Table 1 in the HA457 data sheet).	
36	CE	$\overline{\text{Chip Enable}}$ . When $\overline{\text{CE}} = 0$ and $\overline{\text{CE}} = 1$ , the WR line is enabled.	
16, 19-30, 33	GND	Analog Ground.	
9-13, 15, 17-18, 31-32, 34-35	NC	Unconnected	

## Appendix B. Circuit Board Layout




FIGURE 4. PRIMARY SIDE

# Appendix B. Circuit Board Layout (Continued)




FIGURE 5. GROUND LAYER

# Appendix B. Circuit Board Layout (Continued)




FIGURE 6. POWER LAYER

# Appendix B. Circuit Board Layout (Continued)




FIGURE 7. SECONDARY SIDE

# Appendix C. Circuit Schematic





FIGURE 8. 8 x 8 CROSSPOINT SECTION

## Appendix C. Circuit Schematic (Continued)



HFA1412 DEFAULT CONFIGURATION IS  $A_V = 1$ .

TO USE THE HFA1405 (A $_{\mbox{\scriptsize V}}$  = 1) IC IN PLACE OF THE HFA1412 MAKE THE FOLLOWING CHANGES:

 $\begin{array}{l} R_{20},\,R_{23},\,R_{26},\,R_{29},\,R_{55},\,R_{57},\,R_{59},\,R_{61}=649\Omega,\\ R_{36},\,R_{37},\,R_{40},\,R_{41},\,R_{44},\,R_{45},\,R_{48},\,R_{49}=464\Omega \end{array}$ 

FIGURE 9. OUTPUT BUFFER SECTION

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com